

# R BRIEF JOURNEY TO BRREMETRL HARDWARE HACKING







#### whoami

- Javier Tallón
- Co Founder and Chief Operations Officer at





Ren

- CyberSecurity Certification: Common Criteria, FIPS 140-2, ISO 27K1, ...
- Pentesters con sello













Common Methodology for Information Technology Security Evaluation

Evaluation methodology

September 2012

Version 3.1 Revision 4

CCMB-2012-09-004









- No podemos contaros cuál es el cacharro (ooooh!)
- Pero podemos poner fotos del interior (bieeeen!)
- Proyecto de pentesting (sin norma) para verificar la seguridad de su producto







## BAREMETAL HARDWARE HACKING?

- ¿Qué entendemos por Baremetal?
  - Trabajamos directamente sobre el hardware (metal)
- ¿Qué diferencias hay al hacer Ingeniería inversa?
  - No hay símbolos (NINGUNO)
  - No hay sistema de ficheros
  - Zero Knowledge





111



## LAS ETAPAS DEL VIAJE

- 1. EL COMIENZO EL CACHARRO Y SU ARQUITECTURA
- 2. EL PUENTE- ACCEDIENDO AL CÓDIGO
- **3. EL DESIERTO BUPASS DE PROTECCIONES DE LECTURA**

titit

11111

- 4. EL DESCENSO REVERSING ARM
- 5. Los túneles debugging firm
- **b. EL TEMPLO FUZZ TESTING**
- 7. LA MONTA $\tilde{\mathbf{n}}$ н Explotación
- **B. LA CUMBRE MANTENIENDO EL ACCESO**

<u>i ti i</u>





## 1. EL COMIENZO - EL CACHARRO Y SU ARQUITECTURA

- Múltiples muestras permiten pruebas destructivas
- Primer paso: Abrir la caja
  - Bypass Anti tamper Switch









## 1. EL COMIENZO - EL CACHARRO 4 SU ARQUITECTURA



- Fingerprint module
- LCD
- Contactless interface
- Contact interface
- USB interface
- 2x SAM cards







## 1. EL COMIENZO - EL CACHARRO 4 SU ARQUITECTURA





- No external flash or storage
- 2 x STM32 ARM ICs
  - APP: STM32F103RET6 < M3>
  - SEC: STM32F072 <M0>









## 1. EL COMIENZO — EL CACHARRO Y SU ARQUITECTURA



- Microcontrolador
  - No suele haber S.O.
  - Poca capacidad
  - Capacidades de tiempo real
- Microprocesador
  - Flash menos protegida
  - Mayor capacidad





## 1. EL COMIENZO — EL CACHARRO Y SU ARQUITECTURA



- STM32F103RET6 < M3>
  - Flash: 512KB
  - SRAM: 64 KB



- STM32F072RB <M0>
  - Flash: 128KB
  - SRAM: 16 KB







### 1. EL COMIENZO - EL CACHARRO Y SU ARQUITECTURA









## 1. EL COMIENZO - EL CACHARRO Y SU ARQUITECTURA

- FRSE DE RECONOCIMIENTO





• Estudio detallado de la PCB







## 1. EL COMIENZO – EL CACHARRO Y SU ARQUITECTURA



- Identificamos los posibles paths de ataque
- Externos
  - USB
  - Fingerprint
  - Smartcard interfaces
  - SAM interfaces
  - LCD
- Internos
  - JTAG/SWD
  - UART
    - IC1 IC2
    - IC1 Fingerprint
    - IC1 Smartcard
    - IC1 SAM





- El acceso a las interfaces no es tan fácil como a veces se pinta
  - Popular los PADs









- Acceso directo a pista!



## @jtsecES









- Acceso directo a pista!







- Acceso directo a pista!





## UART MAN IN THE BUS

@jtsecES











#### **MAN IN THE BUS**

- Teóricamente podemos esnifar tráfico
- Hay que averiguar los parámetros de conexión









#### **MAN IN THE BUS**

- Teóricamente podemos esnifar tráfico
- Hay que averiguar los parámetros de conexión
- VELOCIDAD LOCA (approx. 921699 bps)









- Suplantando las comunicaciones y descifrando el protocolo



- Los paquetes empiezan por 02

00000000: 02 00 00 00 04 C0 06 00



- Terminan por 03

00000000:	02	00	00	00	05	80	00	EE	90	00	F9	03	185 J	36	79	91
00000000	02	00	00	00	0B	40	03	EE	00	FF	70	04	00	02	00	02
00000010:	2F	03														
000000000	02	00	00	00	06	80	00	EE	00	90	00	FA	03			
00000000:	02	00	00	00	0B	40	03	EE	00	FF	70	04	00		00	02
00000010:	2F	03														

00 CO

- Tiene un CRC







- Tres maneras de acceder al código
  - JTAG (Join Test Action Group)
    - Daisy chain
    - TDI, TDO, TMS, TCK, TRST
  - SWD
    - SWDIO, SWCLK
  - UART (Bootloader)
    - RX, TX, GND





- JTAG no es estándar, pero en general es posible
  - Obtener identificación de los chips (IDCODE)
  - Controlar los pins (Boundary Scan)
  - Acceder a los registros de la CPU
  - Acceder a la RAM
  - Acceder a la Flash











#### • STM32F103RET6 (APP)









- STM32F103RET6 (APP)
- Pudimos volcar el chip forzando a que el micro arrancase desde el bootloader y leyendo el puerto serie
  - Mantener en alta (3,3V) el pin BOOTO
  - Conectar al puerto serie (que normalmente conecta con el otro chip)
  - Forzar reset (no lo encontramos en la placa)

Name	Start add	End add	Size	RW	~
🎭 Page0	0× 80000	0x 80003	0x400 (1K)	88	
🎭 Page1	0x 80004	0x 80007	0x400 (1K)		
🎭 Page2	0x 80008	0x 8000B	0x400 (1K)	8	
🎭 Page3	0x8000C	0×8000F	0x400 (1K)		
🎭 Page4	0x 80010	0×80013	0x400 (1K)	6	
🎭 Page5	0x 80014	0x 80017	0x400 (1K)	66	
🎭 Page6	0x 80018	0×8001B	0x400 (1K)	6	
🎭 Page7	0x8001C	0x8001F	0x400 (1K)	<b>a b</b>	
🎭 Page8	0×80020	0x 80023	0x400 (1K)		
🎭 Page9	0x 80024	0×80027	0x400 (1K)	6	
🎭 Page10	0x 80028	0x 8002B	0x400 (1K)	88	
🗞 Page11	0x8002C	0×8002F	0x400 (1K)	E E	
🎭 Page12	0x 80030	0x 80033	0x400 (1K)	88	
🎭 Page13	0x 80034	0x 80037	0x400 (1K)	6 6	
A Panold	N× 80038	0~ 8003B	n√400 /1K1		~
Legend :	🖪 P	rotected	🖪 UnPr	otected	















- STM32F072 (SEC)
  - Tres niveles de seguridad para la protección de lectura (RDP)
  - 2 bytes: nRDP y RDP
  - nRDP != ~RDP (nRDP es el complemento bit a bit RDP)



- RDP Level 0: "no protection" (Default) Acceso complete de lectura/escritura
- RDP Level 1: "read protection" No hay acceso a la memoria flash
  - Permite salir del nivel, pero fuerza un borrado de todo
  - Pero permite el acceso a la SRAM
  - Y a los periféricos
- RDP Level 2: "no debug" SWD deshabilitado para siempre





- STM32F072 (SEC)
  - RDP y nRDP: Guardados en la región "Option Bytes"
    - Memoria no volátil para la configuración del sistema
      - Parte de la memoria flash
        - Parte del mapa de memoria del sistema

nRDP	RDP	Protection
0x55	0xAA	RDP Level 0
Any other o	combination	RDP Level 1
0x33	0xCC	RDP Level 2









	Dhoto Collony		
276	STMicroelectronics	STM32F103T6	\$2000
275	STMicroelectronics	STM32F103T4	\$2000
274	STMicroelectronics	STM32F103RG	\$2000
273	STMicroelectronics	STM32F103RF	\$2000
272	STMicroelectronics	STM32F103RE	\$2000
271	STMicroelectronics	STM32F103RD	\$2000
270	STMicroelectronics	STM32F103RC	\$2000
269	STMicroelectronics	STM32F103R8	\$2000
268	STMicroelectronics	STM32F103R6	\$2000
267	STMicroelectronics	STM32F103R4	\$2000





- STM32F072 (SEC)
  - Tres ataques a la familia STM32F0
    - **Cold Boot Stepping** •
      - Si podemos leer la SRAM y el código incluye una comprobación de integridad podemos inferir el contenido de la flash.
    - Security downgrade
    - Debug Interface exploit

Shedding too much Light on a Mic	rocontroller's Firmware Protection
Johannes Obermaier	Stefan Tatschner
Fraunhofer Institute AISEC	Fraunhofer Institute AISEC
johannes.obermaier@aisec.fraunhofer.de	stefan.tatschner@aisec.fraunhofer.de
Abstract	111 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Abstract Almost every microcontroller with integrated flash fea- tures firmware readout protection. This is a form of con-	while previous devices were deployed in stand-alon applications, current systems may be part of large sen sor networks or may interact with the Internet-of-Things Thus, these systems contain valuable Intellectual Prop
tent protection which aims at securing intellectual prop- erty (IP) as well as cryptographic keys and algorithms	erty (IP), such as sophisticated measurement or control algorithms. The devices may be license-locked and con
from an adversary. One series of microcontrollers are the STM32 which have recently gained popularity and thus are increasingly under attack. However, no practical	tain cryptographic material. Altogether, these devices are accompanied by large investments into software develop ment.
experience and information on the resilience of STM32 microcontrollers is publicly available. The paper presents	At the same time, gaining access to these assets be comes more worthwhile for adversaries. Product piracy
pecially targeting the STM32F0 sub-series. Starting with a conceptual analysis, we discover three weaknesses and	has emerged to a large threat, where competitors close products and cause financial damage to the affected com name [7]. As those attackers operate covartly without
develop them to vulnerabilities by demonstrating corre- sponding Proofs-of-Concept. At first, we discover that a	publishing their exploits, vulnerabilities are often surviv ine long. Nevertheless, professional researchers as well
common security configuration provides low protection which can be exploited using our Cold-boot Stepping ap- proach to extract critical data or even readout-protected	as hobbyists have also broken several systems in the past often due to the underlying insufficient hardware secu
firmware. Secondly, we reveal a design weakness in the	that the chosen security concepts of hardware manufac
to downgrade the level of firmware protection, thereby enabling additional attacks. Thirdly, we discover and an-	turers often do not cover all corner cases [13], have weak nesses [11], hidden functions, or even backdoors [12]. Many older microcontrollers were extensively tester
alyze a hardware flaw in the debug interface, attributed to a race condition, that allows us to directly extract read-	for security and often exploited in the last few year
protected firmware using an iterative approach. Each attack requires only low-priced equipment, thereby in- creasing the impact of each weakness and resulting in a severe threat altogether.	Therefore, the industry shows growing interest in more recent microcontrollers, including the ARM Cortex-b based STM32 series. The wide deployment of these de vices finally raised interest into the provided security mostly in terms of firmware protection.
	There are no penetration testing results for STM32 pub- licity available. Thus, giving a statement
1 Introduction	protection of IP is impossible, despite it is often requested Therefore we undertake a thorough security analysis of
Commercial grade microcontrollers are deployed in count-	the STM32 series in which we answer the crucial ones

ration and gradually dig deeper into the hardware imple

less applications, ranging from industrial systems over tion: Does the STM32 series provide a sufficiently strong automotive control units up to end-user devices. As their security concept for firmware protection and, if not, how capabilities steadily increases, the complexity of their complex is the exploitation of weaknesses? We start with tasks rises and thus their firmware gets more sophisti- a high-level conceptual analysis of the security configu-





- STM32F072 (SEC)
  - Security Downgrade
    - 1 valor se mapea a CRP Level 2
    - 1 valor se mapea a CRP Level 0
    - El resto a CRP Level1



#### Shedding too much Light on a Microcontroller's Firmware Protection

Johannes Obermaier Fraunhofer Institute AISEC johannes.obermaier@aisec.fraunhofer.de Stefan Tatschner Fraunhofer Institute AISEC stefan.tatschner@aisec.fraunhofer.de

#### Abstract

Almost every microcontroller with integrated flash features firmware readout protection. This is a form of content protection which aims at securing intellectual property (IP) as well as cryptographic keys and algorithms from an adversary. One series of microcontrollers are the STM32 which have recently gained popularity and thus are increasingly under attack. However, no practical experience and information on the resilience of STM32 microcontrollers is publicly available. The paper presents the first investigation of the STM32 security concept, especially targeting the STM32F0 sub-series. Starting with a conceptual analysis, we discover three weaknesses and develop them to vulnerabilities by demonstrating corresponding Proofs-of-Concept. At first, we discover that a common security configuration provides low protection which can be exploited using our Cold-boot Stepping approach to extract critical data or even readout-protected firmware. Secondly, we reveal a design weakness in the security configuration storage which allows an attacker to downgrade the level of firmware protection, thereby enabling additional attacks. Thirdly, we discover and analyze a hardware flaw in the debug interface, attributed to a race condition, that allows us to directly extract readprotected firmware using an iterative approach. Each attack requires only low-priced equipment, thereby increasing the impact of each weakness and resulting in a severe threat altogether.

#### 1 Introduction

Commercial grade microcontrollers are deployed in countless applications, ranging from industrial systems over automotive control units up to end-user devices. As their capabilities steadily increases, the complexity of their tasks rises and thus their firmware gets more sophisticated. While previous devices were deployed in stand-alone applications, current systems may be part of large sensor networks or may interact with the Internet of Things. Thus, these systems contain valuable Intellectual Property (IP), such as sophisticated measurement or control algorithms. The devices may be license-locked and contain cryptographic material. Altogether, these devices are accompanied by large investments into software development.

At the same time, gaining access to these assets becomes more worthwhile for adversaries. Product piracy has emerged to a large threat, where competitors clone products and cause financial damage to the affected computer of 1. As those attackers operate coverly without publishing their exploits, vulnerabilities are often surviving long. Nevertheless, professional researchers as well as hobbyists have also broken several systems in the past, often due to the underlying insufficient hardware secutivy [16, 17]. Especially, Skorobogatov et al. have shown that the chosen security concepts of hardware manufacturers often do not cover all corner cases [13], have weaknesses [11], hidden functions, or even backdoors [12].

Many older microcontrollers were extensively tested for security and often exploited in the last few years. Therefore, the industry shows growing interest in more recent microcontrollers, including the ARM Cortex-M based STM32 series. The wide deployment of these devices finally raised interest into the provided security, mostly in terms of firmware protection.

There are no penetration testing results for STM32 publicly available. Thus, giving a statument regarding the protection of IP is impossible, despite it is often requested. Therefore we undertake a thorough security analysis of the STM32 series in which we answer the crucial question. Does the STM32 series provide a sufficiently strong security concepted for firmware protection and if not, how complex is the exploitation of weaknesses? We start with a high-level conceptual analysis of the security configuration and gradually dig deeper into the hardware impleration and gradually dig deeper into the hardware imple-





- STM32F072 (SEC)
  - Security Downgrade











- STM32F072 (SEC)
  - Debug Interface exploit
    - Condición de carrera entre que se accede a la flash por SWD y que se deniega expresamente el permiso







- STM32F072 (SEC)
  - Debug Interface exploit
    - Resetear sistema
    - Inicializar interfaz de debug
    - Configurar dirección de lectura
    - Leer flash
    - Si OK  $\rightarrow$  address += 4








### **3. EL DESIERTO — BYPHSS DE PROTECCIONES DE LECTURH**

• STM32F072 (SEC)









### **3. EL DESIERTO — BYPHSS DE PROTECCIONES DE LECTURH**

• ¡Tenemos los dos binarios!









- ARM Assembly? No problem!
  - ARM es RISC, que es más simple que CISC
- ARM ISA
  - Modos CPU
    - ARM mode (4 B instructions) (word aligned)
    - Thumb mode (2 B instructions) (half word aligned)
    - Thumb-2 mode (2 or 4 B instructions)
  - El procesador sabe si está en Thumb mode porque el bit menos significativo del contador de programa vale 1
    - Direcciones impares







- ARM ISA
  - Registros
    - Todos son registros **R0-R15** generales y puede accederse directamente a ellos.
    - R15 se usa como EIP (PC).
    - R14 es el Link-Register (LR).
    - R13 se usa como ESP (SP)
    - R11 se usa como EBP (FP)







#### • ARM ISA

- Saltos
  - Branch (**B{cond} address**) → Salta a la dirección
  - Branch and optionally Exchange (BX{cond} address) → Salta a la dirección y cambia de modo si es necesario
  - Branch with Link (BL{cond} address) → Salta a la dirección y guarda la dirección de la siguiente instrucción en LR
  - Branch with Link and optionally Exchange (BL{cond} address) → Salta a la dirección, cambia de modo si es necesario y guarda la dirección de la siguiente instrucción en LR
- Acceso a memoria
  - LDR Ra, [Rb] → Copia en el registro Ra el contenido de la dirección apuntada por Rb
  - **STR Ra, [Rb]** → Copia en la dirección apuntada por Rb el contenido del registro Ra





• Where are my symbols?

🕈 Load a new file			
Load file C:\Documents ar	nd Settings\Administra	tor\Desktop\STM32f(	)72.bin as
Binary file			
Processor type			
MetaPC (disassemble all o	pcodes) [metapc]		Set
Lasting segments a page	Ana	lysis	Kamel astissed Kamel astissed
		Enabled	Kernel options 1 Kernel options 2
Loading offset 0x000	00000	Indicator enabled	Processor options
Options			
Loading options		Load resou	rces
🗹 Fill segment gaps		🗹 Rename DL	L entries
Create segments		Manual load	t
Create FLAT group		Create imp	orts segment
✓ Load as code segme	ent		
	ОК	Cancel	Help







- Recovering symbols from datasheet
  - First approach: Check datasheet!

Depending on the selected boot mode, main Flash memory, system memory or SRAM is accessible as follows:

- Boot from main Flash memory: the main Flash memory is aliased in the boot memory space (0x0000 0000), but still accessible from its original memory space (0x0800 0000). In other words, the Flash memory contents can be accessed starting from address 0x0000 0000 or 0x0800 0000.
- Boot from system memory: the system memory is aliased in the boot memory space (0x0000 0000), but still accessible from its original memory space (0x1FFF EC00 on STM32F03x and STM32F05x devices, 0x1FFF C400 on STM32F04x devices, 0x1FFF C800 on STM32F07x and 0x1FFF D800 on STM32F09x devices).
- Boot from the embedded SRAM: the SRAM is aliased in the boot memory space (0x0000 0000), but it is still accessible from its original memory space (0x2000 0000).





### 4. EL DESCENSO – REVERSING FIRM

• Recovering symbols

oad file C:\Documents and Settings\Ad	lministrator\Desktop\STM32I	6072.bin as					
Binary file							
rocessor type							
ARM Little-endian [ARM]		Set					
pading segment         0x00000000           pading offset         0x00000000	Analysis Enabled Indicator enabled	Kernel options 1 Kernel options 2 Processor options					
Options							
Loading options	Load reso	urces					
Fill segment gaps	🔽 Rename D	LL entries					
Create segments	📃 Manual loa	be					
Create FLAT group	Create im	ports segment					
✓ Load as code segment							

🕈 Disassembly m	emory organization								
RAM									
Create RAM se	ection								
RAM start address	0x20000000	~							
RAM size	RAM size 0x4000								
ROM	ection								
ROM start address	0x08000000	~							
ROM size	0×10000	~							
Input file									
Loading address	0×08000000	✓							
File offset	0x0	~							
Loading size	0×10000	<b>~</b>							
Additional binary files "File, Load file, Addtio	can be loaded into the database using nal binary file" command. OK Cancel	) the C							

🕈 Inf	ormation 🛛 🔀
(i)	You have just loaded a binary file.
	IDA can not identify the entry point automatically as there is no standard of binaries.
:	Please move to what you think is an entry point and press 'C' to start the autoanalysis.
	ОК
Do	n't display this message again

FT FET TITESTURESTE 6395 BIG-19FF



# 4. EL DESCENSO – REVERSING HRM

- Recovering symbols from datasheet
  - Los primeros bytes contienen la ISR, así que es un buen punto de partida
    - Reset apunta al código que se ejecutará en primer lugar

ROM: 08000000		
ROM:0800000	Input MD5 : 423D3142755603456CC53FD8	2002F601
ROM:0800000	Input CRC32 : 3EBB3B06	
ROM:0800000		
ROM: 0800000	File Name : C:\Users\jmpulido\Deskto	p\STM32f072.bin
ROM: 0800000	Format : Binary file	
ROM:08000000	Base Address: 0000h Range: 8000000h -	8010000h Loaded length: 10000h
ROM:0800000		
ROM:08000000	Processor : ARM	
ROM:0800000	ARM architecture: metaarm	
ROM: 08000000	Target assembler: Generic assembler fo	r ARM
ROM:0800000	Byte sex : Little endian	
ROM:0800000	2	
ROM:08000000		
ROM: 0800000		
ROM: 08000000	Seament tupe: Pure code	
ROM: 0800000	AREA ROM. CODE. READWRIT	E. ALIGN=0
ROM: 08000000	: ORG 0×8000000	
R0M: 0800000	CODE32	
ROM: 0800000 88 21 00 20	DCD 8x28882188	: Vector table Reference manual Table 36
ROM: ARAAAAAA		: Stack nointer
ROM: 08000004 81 01 00 08	DCD 0×8000181	: RESET
ROM: 0800008 65 17 00 08	DCD 8x8881765	: NMT
ROM: 0800000 09 17 00 08	DCD 8×8881789	: HardFault
ROM-08000010 00 00 00 00	DCD A	,
ROM-08000014 00 00 00 00	DCD A	
R0M-08000018 00 00 00 00	DCD 8	
R0M-08000020 00 00 00 00	DCD 0	
ROM-08000025 00 00 00 00	DCD 0	
R0M-08000028 00 00 00 00	DCD 0	
R0M-0800002C F5 18 00 08	DCD locret 80018E4+1	• SIICall
ROM-08000020 00 00 00 00 00 00 00 00		,
ROM-02000032 D0 17 00 02 00 00 00 00	DCD locket 80017D8+1	• PondSII
RDM-88888832 53 1D 88 88	DCD locket 8001052+1	• SucTick
ROM-08000000 B1 01 00 08	DCD 0v8000181	· WUDC
DDM-89888866 D1 01 00 00		
DOM-80888810 D1 81 88 80		, TOD_ODDIO2
NUN. 00 000040 DI 01 00 00	000 9X0909101	, niu

.2	Inte					
	Table devic	e 61 .	and Table espective	63 are the vector t	tables for connectivity line and other	STM32F10xxx
			Т	able 61. Vector ta	able for connectivity line devices	
	Position	Priority	Type of priority	Acronym	Description	Address
	-	-	-	-	Reserved	0x0000 0000
	-	-3	fixed	Reset	Reset	0x0000 0004
	-	-2	fixed	NMI	Non maskable Interrupt. The RCC Clock Security System (CSS) is linked to the NMI vector.	0x0000_0008
	-2	-1	fixed	HardFault	All class of fault	0x0000_0000x0
		0	settable	MemManage	Memory management	0x0000_0010
	-	1	settable	BusFault	Pre-fetch fault, memory access fault	0x0000_0014
	-	2	settable	UsageFault	Undefined instruction or illegal state	0x0000_0018
	-	-	-	-	Reserved	0x0000_001C 0x0000_002E
	-	3	settable	SVCall	System service call via SWI Instruction	0x0000_0020
		4	settable	Debug Monitor	Debug Monitor	0x0000_0030
	-	-	-	-	Reserved	0x0000_0034
	- (	5	settable	PendSV	Pendable request for system service	0x0000_0038
	-1	6	settable	SysTick	System tick timer	0x0000_0030
	0	7	settable	WWDG	Window Watchdog Interrupt	0x0000_0040
	1	8	settable	PVD	PVD through EXTI Line detection Interrupt	0x0000_0044
	2	9	settable	TAMPER	Tamper Interrupt	0x0000_0048
	3	10	settable	RTC	RTC global Interrupt	0x0000_0040
	4	11	settable	FLASH	Flash global Interrupt	0x0000_0050
	5	12	settable	RCC	RCC global Interrupt	0x0000_0054
	6	13	settable	EXTI0	EXTI Line0 Interrupt	0x0000_0058
	7	14	settable	EXTI1	EXTI Line1 Interrupt	0x0000_0050
	8	15	settable	EXTI2	EXTI Line2 Interrupt	0x0000_0060
	9	16	settable	EXTI3	EXTI Line3 Interrupt	0x0000_0064
	10	17	settable	EXTI4	EXTI Line4 Interrupt	0x0000_0068





- Recovering symbols from SRAM
  - Muchas regiones de memoria no son identificadas como funciones por IDA Pro
    - Los handlers no son llamados por nadie! (No hay función padre)
    - Truco! Volcamos la SRAM (usando SWD) y buscamos punteros a zonas de memoria de la flash (0x0800xxxx)
      - Function handlers (e.g. USB)
      - Constantes (pools)

jtallon@JTSE /Desktop/SRA	C-LAPTOP-11:~\$   M_STM32f0_no_ca	binwalk -R "\x00\x08" /mnt/c/Users/jtallon rd.bin
DECIMAL	HEXADECIMAL	DESCRIPTION
6	0x6	\x00\x08
10	0xA	\x00\x08
14	ØxE	\x00\x08
46	0x2E	\x00\x08
58	0x3A	\x00\x08
62	0x3E	\x00\x08
66	0x42	\x00\x08
70	0x46	\x00\x08







- Recovering symbols with BinDiff
  - BinDiff es una herramienta de comparación para archivos binarios, que ayuda a los investigadores e ingenieros de vulnerabilidades a encontrar rápidamente diferencias y similitudes en el código desensamblado.
  - Con BinDiff puede identificar y aislar las correcciones de vulnerabilidades en los parches suministrados por los proveedores. También puede portar símbolos y comentarios entre desensamblajes de múltiples versiones del mismo binario o usar BinDiff para reunir pruebas de robo de código o violación de patente.
  - Necesita los archivos del IDB generados por IDA Pro.







#### Recovering symbols with BinDiff

• BinDiff usa heurísticas para comprobar similitud entre funciones







- Recovering symbols with BinDiff
  - Podemos usarlo para:
    - Reusar trabajo entre el desensamblado de ambos MCUs



- Adivinar el compilador usado y las funciones de libc.
  - Idea! Compilamos un programa básico con distintas toolchains y usamos BinDiff para encontrar similitudes
  - Supuesto general: Los desarrolladores son vagos y usarán lo que usa todo el mundo.
  - Googleamos "STM32 development environment"



 Contiene proyectos y aplicaciones de ejemplo!





- Recovering symbols with BinDiff
  - Las toolchains / IDEs más importantes son:
    - IAR Embedded Workbench
    - Keil uVision
    - Atollic TrueStudio



• Compilamos proyecto de ejemplo (con símbolos!), usamos BinDiff, si no funciona intentamos con más IDEs!

											/ · · · · /		
	Similarity v	Confidence .	Address .	Primary Name	Туре 🗉	Address	Secondary Name	Туре	E	Basic Blocks		Jumps	
h	1,00	0,95	08000728	sub_8000728	Normal	08000BAC	HAL_GetTick	Normal	0	1	0		
ħ	0,97	0,99	080051B2	sub_80051B2	Normal	080001BA	aeabi_memclr8	Normal	0	5	0 0	5	0
ħ	0,96	0,98	08005180	sub_8005180	Normal	08000188	aeabi_memcpy8	Normal	0	8	0 0	10	0
h	0,85	0,90	080014C8	sub_80014C8	Normal	080039FA	USB_SetCurrentMode	Normal	0	7	0 0	8	0
ħ	0,76	0,80	080051A4	sub_80051A4	Normal	08003A9E	scatterload_zeroinit	Normal	0	4	0 0	4	0
ħ	0,76	0,80	080026C0	sub_80026C0	Normal	080039DA	USB_ReadPacket	Normal	0	4	0 0	4	0





- Recovering symbols with Diaphora
  - Diaphora es un plugin para IDA Pro que tiene como objetivo ayudar en las tareas típicas de BinDiffing. Es similar a otros productos de la competencia y proyectos de código abierto como Zynamics BinDiff, DarunGrim o TurboDiff. Sin embargo, es capaz de realizar más acciones que cualquiera de los plugins o proyectos IDA anteriores.







- Recovering symbols with Diaphora
  - Script en Python que se llama desde IDA Pro
  - Usa bases de datos sqlite como almacenamiento intermedio.
  - Heurísticas como BinDiff pero usando el poder de Hex-Rays

exporting the first database.							
QLite databases:			Expo	ort filter	limits:		
xport IDA database to SQLite	C: \Users \jmpu	lido \Desktop \STM32f072.sqlite	•		From address	0x8000000	•
QLite database to diff against			•		To address	0x8010000	-
Export only non-IDA generat     Do not export instructions an     Use probably unreliable meth     Use slow heuristics     Relaxed calculations of differ     Use experimental heuristics     Ignore automatically generat     Ignore all function names     Ignore small functions	ed functions d basic blocks ods ences ratios ed names						

📑 IDA View-A	🛛 🛛 🦹 🕅 🕅	ches 🗵 🛛 🦹 Unreliable matches 🖂	🕥 Unmatched in I	primary 🗵 🛛 🥂 Unmatched in secondar	ry 🗵 👘	O Hex	k View-1 🗵	) 🛛 🖪 Str	ructures 🗵	🗄 Enums 🖂	🛐 Imports 🗵	🕐 Exports	×
Line	Address	Name	Address 2	Name 2	Ratio	BE	Blocks 1	BBlocks 2	Description				
00000	080001f4	decompress1	080004ae	sub_80004AE	1.000	16	5	16	Same rare M	D Index			
00001	080001ac	aeabi_memset8	080051a4	memset	1.000	4		4	Pseudo-cod	e fuzzy AST hash			
00002	08000188	aeabi_memcpy8	08005180	memcpy	1.000	8		8	Strongly con	nected componer	nts		
00003	080001ba	aeabi_memclr8	080051b2	memclr	1.000	2		2	Callgraph m	atch (caller ofae	abi_memset8/mem	nset)	
IDA View-A	🛛 🛛 🦹 Best mat	ches 🗵 🛛 🕅 Unreliable matches 🔀	🕀 Unmatched in	primary 🖂 🛛 🤶 Unmatched in seconda	ry 🗵	🖸 Hex	x View-1 🔣	📔 🖪 Str	ructures 🗵	🗄 Enums 🗵	Market Imports 🔀	Exports	×
Line	Address	Name	Address 2	Name 2	Ratio	BE	Blocks 1	BBlocks 2	Description				
00000	080002bc	CDC_Itf_Control	08001be8	sub_8001BE8	0.140	7		1	Same consta	nts			
00001	08002234	PCD_WriteEmptyTxFifo	0800743c	sub_800743C	0.220	12	2	13	Strongly con	nected componer	nts small-primes-pr	oduct	
00002	08003aac	free	08006dac	sub_8006DAC	0.330	15	5	13	Strongly con	nected componer	nts small-primes-pr	oduct	





• Recovering symbols with Diaphora

📳 ID 🗙 🕅 Be 🔀 📑 Diff pseudo-co 🔀 🛛 Graph for sub_80004AE (secondary), Gra 🗵 🦿	🕻 Un 🗵 🛛 🕅 Un 🗵 📄 He 🗵 🛤 St 🗶 🗮 En 🗶 🕎 Im 🗶 📝 Ex 🗶
<pre>1 DWORD *_fastcall _aeabi_memcpy8(_DWORD *result, char *a2, unsigned int a3) 2 { 3 int v3; // r3@3 4 char v4; // t1@6 5 bool v5; // cf@7 6 7 if (!((unsigned int)result   (unsigned int)a2) 8 { 7</pre>	<pre></pre>





- IDAPython y el acceso a periféricos
  - Check datasheet again!
  - Los periféricos están mapeados en memoria

¿Cómo encontrar el acceso a los mismos en el desensamblado?



Bus	Boundary address	Size	Peripheral
	0x4800 1800 - 0x5FFF FFFF	~384 MB	Reserved
	0x4800 1400 - 0x4800 17FF	1 KB	GPIOF
	0x4800 1000 - 0x4800 13FF	1 KB	GPIOE
	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD
And2	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
	0x4002 4400 - 0x47FF FFFF	~128 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	3 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 KB	Flash memory interface
	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0400 - 0x4002 0FFF	3 KB	Reserved
	0x4002 0000 - 0x4002 03FF	1 KB	DMA
	0x4001 8000 - 0x4001 FFFF	32 KB	Reserved
	0x4001 5C00 - 0x4001 7FFF	9 KB	Reserved
	0x4001 5800 - 0x4001 5BFF	1 KB	DBGMCU
	0x4001 4C00 - 0x4001 57FF	3 KB	Reserved
	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
	0x4001 4000 - 0x4001 43FF	1 KB	TIM15
	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
	0x4001 3400 - 0x4001 37FF	1 KB	Reserved
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1/I2S1
APB	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 2800 - 0x4001 28FF	1 KB	Reserved
	0x4001 2400 - 0x4001 27FF	1 KB	ADC
	0x4001 0800 - 0x4001 23FF	7 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0000 - 0x4001 03FF	1 KB	SYSCFG + COMP
	0x4000 8000 - 0x4000 FFFF	32 KB	Reserved





- IDAPython y el acceso a periféricos
  - Sabiendo el aspecto que tendrá en el desensamblado la funcionalidad que estamos buscando podemos crear un script que busque ese patrón de ensamblador por todo el binario.
  - Para cada instrucción si el registro de la instrucción tiene la dirección de un periférico que nos interesa

Y

- Es usado en un STR  $\rightarrow$  Output
- Es usado en un LDR  $\rightarrow$  Input





- IDAPython y el acceso a periféricos
  - Sabiendo el aspecto que tendrá en el desensamblado la funcionalidad que estamos buscando podemos crear un script que busque ese patrón de ensamblador por todo el binario.

#"LLASH_KEXR" "0x40022004",       Function name       Bise5201 00 20 00 40       NUUS       R. Buckenboold         #"LLASH_ORT: "0x40022000",       "Image: Image: Ima	<pre>structuresSTM32F0 = {"FLASH_ACR":"0x40022000",</pre>	🗲 Functions window 🗆 🗗 🗙	IDA View-A 🔀 💽 Strings window 🖂 🖸 Hex View-1 🕅	A Structures 🔀 😫 Enums 🔀	Minports 🗵 📝 Exports 🗵	
"TLASH_OFTKETK":"0x40022004",       "TLASH_CR::"0x40022000",       Image: Second Secon	"FLASH_KEYR":"0x40022004",	Eustion name	• 0800529C 09 20 C0 06	MOUS	R0, #0x48000000	
"FLASH_GR":"0x4002200C", "FLASH_GR":"0x4002201", "FLASH_GR":"0x4002201", "FLASH_GR":"0x40022010", "FLASH_GR":"0x40022020", "FLASH_GR":"0x40022020", "GETCOT:"0x4002100", "GETCOT:"0x4002100", "GETCOT:"0x4002100", "GETCOT:"0x4002100", "GETCOT:"0x4002100", "GETCOT:"0x4002000", "GETCOT:"0x4002000", "GETCOT:"0x400002000", "GETCOT:"0x40000200", "GETCOT:"0x40000200", "GETCOT:"0x40000200", "GETCOT:"0x40000200", "GETCOT:"0x40000200", "GETCOT:"0x40000200", "GETCOT:"0x40000200", "GETCOT:"0x40000200", "GETCOT:"0x40000200", "GETCOT:"0x40000200", "GETCOT:"0x40000200", "GETCOT:"0x40000200", "GETCOT:"0x40000200", "GETCOT:"0x40000200", "GETCOT:"0x400000000, "GETCOT:"0x40000200", "GETCOT:"0x40000200", "GE	"FLASH OPTKEYR":"0x40022004",		080052A0 01 F0 EE FE	BL	sub_8007080	
<pre>"FLASH_CR":"0x40022010", "FLASH_CR":"0x40022014", "FLASH_CR":"0x40</pre>	"FLASH SR": "0x4002200C",	5 sub_800A568	080052A4 E1 20 00 03	MOUS	R0, #0xE1000	
introductory       introductory       introductory       introductory       introductory         introductory       introductory       introductory       introductory       introductory       introductory         introductory       introductory       introductory       introductory       introductory       introductory       introductory         introductory       introductory       introductory       introductory       introductory       introductory       introductory </th <th>"FLASH_CR" • "0x40022010"</th> <th>f sub 8004658</th> <th></th> <th>MU112</th> <th>R0, [SP,#0x28+Var_28] R0 #0</th>	"FLASH_CR" • "0x40022010"	f sub 8004658		MU112	R0, [SP,#0x28+Var_28] R0 #0	
Image: Control and Contro and Control and Control and Control and Contr	#FIASH_ADH. #0#40022014#	f sub 800A6A0	080052AC 01 90	STR	R0, [SP.#0x28+var 24]	
"FLASH_OBR": "Ux4002201C",       I ub goodscs       08085280 d3 90       S1R       R0, [SP, #8x28*var_1C]         "FLASH_OBR": "Ux40021000",       I ub goodscs       00005280 d5 90       S1R       R0, [SP, #8x28*var_1C]         "RCC": "Ux400021000",       I ub goodscs       00005       R0, [SP, #8x28*var_1C]       00005         "GFIOA": "Ux48000000",       I ub goodscs       00005       R0, [SP, #8x28*var_1C]       00005         "GFIOB": "Ux48000000",       I ub goodscs       00005       R0, [SP, #8x28*var_1C]       00005         "GFIOB": "Ux48000000",       I ub goodscs       00005       R0, [SP, #8x28*var_18]       00005         "GFIOE": "Ux48001000",       I ub goodscs       I ub goodscs       00005280 (SF 04 I a       00005280 (SF 04 I B 21 a       00005280 (SF 04 I I B 21 a       00005280 (SF 04 I I B 21 a       00005280 (SF 04 I I I B 10 B       00005280 (SF 04 I I I B 10 B       00005280 (SF 04 I I I I B 10 B       00005280 (SF 04 I I I I I I I I I I I I I I I I I I	"FLASH_AR": "0X40022014",	F sub 800A6B4	080052AE 02 90	STR	R0, [SP,#0x28+var_20]	
"RLASH_WRPR": "0x40022020",       7 sub_900/16       WB (157, HB/22+0/ar_1/l)         "RCC": "0x402000",       7 sub_900/16       WB (157, HB/22+0/ar_1/l)         "GPICA:: "0x48000800",       7 sub_900/16       WB (157, HB/22+0/ar_1/l)         "GPICA:: "0x48000800",       7 sub_900/16       WB (157, HB/22+0/ar_1/l)         "GPICA:: "0x48000000",       7 sub_900/16       WB (157, HB/22+0/ar_1/l)         "GPICA:: "0x4800100",       7 sub_900/16       WB (157, HB/22+0/ar_1/l)         "GPICA:: "0x4800100",       7 sub_900/16       WB (157, HB/22+0/ar_1/l)         "USART1:: "0x40013800",       7 sub_900/16       WB (157, HB/22+0/ar_1/l)         "USART1:: "0x40004800",       1 sub_900/26       WB (167, HB/22+0/ar_1/l)         "USART1:: "0x40004800",       1 sub_900/25       WB (167, HB/22+0/ar_1/l)         "USART1:: "0x40004800",       1 sub_900/25       WB (167, HB/22+0/ar_1/l)         "USART1:: "0x40004800",       Struct:USART1 address: 0x80052al, (reading from register)       Struct:USART1 address: 0x80052al, (reading from register)         "Struct:USART1 address: 0x80052al, (reading from register)	"FLASH_OBR":"0x4002201C",	f sub_800A6C8	080052B0 03 90	STR	R0, [SP,#0x28+var_1C]	
<pre>"RCC":"0x40021000", "GFIOA":"0x4800000", "GFIOA":"0x4800000", "GFIOB":"0x4800000", "GFIOD":"0x4800000", "GFIOD":"0x48000000", "GFIOD":"0x48000000", "GFIOP":"0x48001000", "GFIOF":"0x4800100", "GFIOF":"0x4800100", "GFIOF":"0x48001400", "GFIOF":"0x48001400", "USART1":"0x40013800", "USART1":"0x40013800", "USART3":"0x40004800", "Inster Function: Sup_8085250 (0x8095280) "Struct:USART1 address: 0x8085280 (0x8095280) "Struct:USART1 add</pre>	"FLASH_WRPR":"0x40022020",	📝 sub_800A716	• 08005282 05 90 • 08865284 60 28	STR MOUS	R0, [SP,#0x28+var_14]	
"GFICC": "0x48000800",       I bub 800A850       HOU       R1, \$p         "GFICD": "0x48000000",       I bub 800A850       I bub 800A850       I bub 800A850         "GFICD": "0x48000000",       I bub 800A850       I bub 800A850       I bub 800A850         "GFICD": "0x48001000",       I bub 800A94       I bub 800A94       I bub 800A958       I bub 800A958         "GFICD": "0x48001000",       I bub 800A954       I bub 800A958       I bub 800A958       I bub 800A958         "GFICT": "0x48001400",       I bub 800A954       I bub 80049528.01       I bub 8005284       I bub 8005284         "GFICT": "0x4400123000",       I bub 800478       I bub 8005284       I bub 8005284       I bub 8005284         "USART1": "0x40013800",       I bub 8005284       I bub 8005284       I bub 8005284       I bub 8005284         "USART1": "0x4004400",       struct USART1 address: bx80052bal (reading from register)       struct USART1 address: bx80052bal (reading from register)       I bub 80046000         "USART1": "0x40004600",       struct USART1 address: bx80052bal (reading from register)       struct USART1 address: bx80052bal (reading from register)       I bub 800460052bal (reading from register)       I bub 800460052bal (reading from register)       I bub 80040052bal (reading from register)       I bub 80040052bal (reading from register)       I bub 80052bal (reading from register)       I bub 80052bal (reading from	"RCC":"0x40021000",	🛃 sub_800A758	<b>080052B6 04 90</b>	STR	R0. [SP.#0x28+var 18]	
"GPIOA": "0x48000000",       Image: sub_800288       <	"GPIOC":"0x48000800",	📝 sub_800A850	<b>080052B8 69 46</b>	MOV	R1, SP	
"GFIOB": "0x48000400",       Jub 2002/04       BL       Sub 2006/58 ; USARI1 (reading from rei         "GFIOE": "0x48001000",       "IIII = 24 d 302       IIIII = 24 d 302       IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	"GPT0A" • "0x48000000"	<u>f</u> sub_800A858	080052BA 0C 48	LDR	R0, =0x40013800	
migPloD::0x48000c00,       migPloE::0x48000c00,         "GPloD::0x48000c00,       migPloE::0x48001400,         "GPloF::0x48001400,       migPloE::0x480013800,         "USART12::0x40004400,       migPloE::0x40004400,         "USART3::0x40004600,       structUSART1 address: 0x80052bal (reading from register)         structUSART1 address: 0x80052bal (reading from register)         "I2C1:::0x40005400,         "I2C2:::0x40005400,         "I2C2:::0x40005400,         "I2C2:::0x40005400,         "I2C2:::0x40005800,         "USBART3:::0x40005400,         "I2C2:::0x40005800,         "USBART3:::0x40005400,         "I2C2:::0x40005800,         "USBCAN:::0x40005800,         "USBCAN:::0x40005800,         "USBCAN:::0x40005800,         "USBCAN:::0x40006000,	"GPTOR": 0x48000400"	f sub_800A9D4	0800528C 05 F0 4C FA	BL	sub_800A758 ; USARI1 (reading from regist	
"GPIOD": "0x4800000",       "         "GPIOF": "0x48001000",       "         "GPIOF": "0x48001400",       "         "CRC": "0x40023000",       "         "USART1": "0x40013800",       "         "USART2": "0x40004800",       struct:USART1 address: 0x80052bal (writing to register)         "USART4": "0x40005400",       struct:USART1 address: 0x80052bal (reading from register)         "Struct: USART1 address: 0x80052bal (reading from register)       struct:USART1 address: 0x80052bal (reading from register)         "Struct: USART1 address: 0x80052bal (reading from register)       struct:USART1 address: 0x80052bal (reading from register)         "USBART3": "0x40005800",       struct:USART1 address: 0x80052bal (reading from register)         "USBCAN": "0x40003800",       struct:USART1 address: 0x80052bal (writing to register)         "USBCAN": "0x40006000",       struct:USART1 address: 0x80052bal (reading from register)         "USBCAN": "0x40006000",       struct:USART1 address: 0x80052bal (reading from register)         "USBCAN": "0x4	GFIOD . 0X40000400 ,	₹ sub_600A9F4		1003	N1, #0/10	
"GFIOE": "0x48001400",       "       "         "GPIOF": "0x48001400",       "       "         "USARTI": "0x40013800",       "       "         "USART2": "0x4001400",       "       "         "USART3": "0x40004400",       "       "         "USART4": "0x40004800",       Inside Function: sug_0005280 (Ws80052581)       "         "USART4": "0x40004800",       struct:USART1 address: 0x80052ba1 (wrading from register)       struct:USART1 address: 0x80052ba1 (wrading from register)         "USART4": "0x40004000",       struct:USART1 address: 0x80052ba1 (reading from register)       struct:USART1 address: 0x80052ba1 (reading from register)         "USART4": "0x40005400",       struct:USART1 address: 0x80052ba1 (reading from register)       struct:USART1 address: 0x80052ba1 (reading from register)         "SP11": "0x40005400",       struct:USART1 address: 0x80052ba1 (reading from register)       struct:USART1 address: 0x80052ba1 (reading from register)         "SP11": "0x40003800",       struct:USART1 address: 0x80052ba1 (reading from register)       struct:USART1 address: 0x80052ba1 (reading from register)         "SP12": "0x40003800",       struct:USART1 address: 0x80052ba1 (reading from register)       struct:USART1 address: 0x80052ba1 (reading from register)         "USBCAN": "0x40006000",       struct:USART1 address: 0x80052ba1 (reading from register)       struct:USART1 address: 0x80052ba1 (reading from register)	"GPIOD":"0X48000C00",	1 P04 6000	000052BA 080052BA: sub_8005258+62 (Synch	ronized with Hex View-1)		
"GPIOF":"0x48001400",       Output window         "CRCC": "0x40023000",       Inside Function: sug_8005258 (0x8005258L)         "USART1": "0x40004400",       struct:USART1 address: 0x80052baL (writing to register)         "USART3": "0x40004400",       struct:USART1 address: 0x80052baL (writing to register)         "USART4": "0x40004400",       struct:USART1 address: 0x80052baL (reading from register)         "USART4": "0x40004000",       struct:USART1 address: 0x80052baL (reading from register)         "USART4": "0x40004000",       struct:USART1 address: 0x80052baL (reading from register)         "USART4": "0x40005400",       struct:USART1 address: 0x80052baL (reading from register)         "IZC1": "0x40005400",       struct:USART1 address: 0x80052baL (reading from register)         "SPI1": "0x40013000",       struct:USART1 address: 0x80052baL (reading from register)         "SPI1": "0x40003800",       struct:USART1 address: 0x80052baL (reading from register)         "SPI1": "0x40000800",       struct:USART1 address: 0x80052baL (reading from register)         "SPI1": "0x40003800",       struct:USART1 address: 0x80052baL (reading from register)         "US	"GPIOE":"0x48001000",	Line 284 of 302	•		4	
"CRC": "0x40023000",Thistor function: sub_0005240 (ws005240)"USART1": "0x40013800",Inside Function: sub_0005240 (ws005240)"USART2": "0x40004800",struct:USART1 address: 0x80052bal (writing to register)"USART3": "0x40004800",struct:USART1 address: 0x80052bal (writing to register)"USART4": "0x40004000",struct:USART1 address: 0x80052bal (reading from register)"USART4": "0x40004000",struct:USART1 address: 0x80052bal (reading from register)"USART4": "0x40004000",struct:USART1 address: 0x80052bal (reading from register)"I2C1": "0x40005400",struct:USART1 address: 0x80052bal (reading from register)"I2C2": "0x40005800",struct:USART1 address: 0x80052bal (reading from register)"SPI1": "0x40003800",struct:USART1 address: 0x80052bal (reading from register)"SPI2": "0x40003800",struct:USART1 address: 0x80052bal (reading from register)"SPI2": "0x40003800",struct:USART1 address: 0x80052bal (reading from register)"USBCAN": "0x40006000",struct:USART1 address: 0x80052bal (reading from register)"USBCAN": "0x40006000",struct:USART1 address: 0x80052bal (reading from register)	"GPIOF":"0x48001400",	Output window			□ ₽ ×	
"USART1":"0x40013800",Inside Tunction: Subjects 0x80052bal (writing to register)"USART2":"0x40004400",struct:USART1 address: 0x80052bal (writing to register)"USART3":"0x40004800",struct:USART1 address: 0x80052bal (writing to register)"USART4":"0x40004600",struct:USART1 address: 0x80052bal (writing to register)"USART4":"0x40004C00",struct:USART1 address: 0x80052bal (reading from register)"USART4":"0x40004C00",struct:USART1 address: 0x80052bal (reading from register)"I2C1":"0x40005800",struct:USART1 address: 0x80052bal (reading from register)"I2C2":"0x40005800",struct:USART1 address: 0x80052bal (reading from register)"SPI1":"0x40013000",struct:USART1 address: 0x80052bal (reading from register)"SPI2":"0x40003800",struct:USART1 address: 0x80052bal (reading from register)"SPI2":"0x40003800",struct:USART1 address: 0x80052bal (reading from register)"USBCAN":"0x40006000",struct:USART1 address: 0x80052bal (reading from register)"USBCAN":"0x40006000",struct:USART1 address: 0x80052bal (reading from register)	"CRC":"0x40023000",	INSIDE FUNCTION. SUD_0005240 (0X0005240L) Inside Eunstion: sub_0005250 (0x0005250L)			A	
"USART2":"0x40004400",struct:USART1 address: 0x80052baL (reading from register)"USART3":"0x40004800",struct:USART1 address: 0x80052baL (reading from register)"USART4":"0x40004C00",struct:USART1 address: 0x80052baL (reading from register)"USART4":"0x40004C00",struct:USART1 address: 0x80052baL (reading from register)"USART4":"0x40005400",struct:USART1 address: 0x80052baL (reading from register)"I2C1":"0x40005400",struct:USART1 address: 0x80052baL (reading from register)"I2C2":"0x40005800",struct:USART1 address: 0x80052baL (reading from register)"SPI1":"0x40013000",struct:USART1 address: 0x80052baL (reading from register)"SPI2":"0x40003800",struct:USART1 address: 0x80052baL (reading from register)"USBCAN":"0x40006000",struct:USART1 address: 0x80052baL (reading from register)"USBCAN":"0x40006000",struct:USART1 address: 0x80052baL (reading from register)	"USART1":"0x40013800",	struct:USART1 address: 0x80052baL (wri	tina to reaister)			
struct:USART3 ": "0x40004800",struct:USART1 address: 0x80052baL (writing to register)"USART4": "0x40004C00",struct:USART1 address: 0x80052baL (reading from register)"USART4": "0x40005400",struct:USART1 address: 0x80052baL (reading from register)"I2C1": "0x40005400",struct:USART1 address: 0x80052baL (reading from register)"I2C2": "0x40005800",struct:USART1 address: 0x80052baL (reading from register)"SPI1": "0x40013000",struct:USART1 address: 0x80052baL (reading from register)"SPI1": "0x40003800",struct:USART1 address: 0x80052baL (reading from register)"SPI2": "0x40003800",struct:USART1 address: 0x80052baL (reading from register)"SPI2": "0x40003800",struct:USART1 address: 0x80052baL (reading from register)"USBCAN": "0x40006000",struct:USART1 address: 0x80052baL (reading from register)	"USART2":"0x40004400".	struct:USART1 address: 0x80052baL (rea	ding from register)			
Struct:USARI1 address:       0x80052bal (reading from register)         "USARI4":"0x40005400",       struct:USARI1 address:         "I2C1":"0x40005800",       struct:USARI1 address:         "I2C2":"0x40005800",       struct:USARI1 address:         "SPI1":"0x40013000",       struct:USARI1 address:         "SPI2":"0x40003800",       struct:USARI1 address:         "SPI2":"0x40003800",       struct:USARI1 address:         "USBCAN":"0x40006000",       struct:USARI1 address:         "USBCAN":"0x40006000",       struct:USARI1 address:         "USBCAN":"0x40006000",       struct:USARI1 address:	"USART3" . "0v40004800"	struct:USART1 address: 0x80052baL (wri	ting to register)			
"I2C1": "0X40005400",       Struct:USARI1 address: 0x80052bal (reading from register)         "I2C2": "0x40005800",       struct:USARI1 address: 0x80052bal (reading from register)         "I2C2": "0x40005800",       struct:USARI1 address: 0x80052bal (reading from register)         "SPI1": "0x40013000",       struct:USARI1 address: 0x80052bal (reading from register)         "SPI2": "0x40003800",       struct:USARI1 address: 0x80052bal (reading from register)         "USBCAN": "0x40006000",       struct:USARI1 address: 0x80052bal (reading from register)	UISARTS . 0x10001000 ,	struct:USART1 address: 0x80052bal (reading from register)				
"12C1":"0x40005400",     struct:USART1 address: 0x80052baL (reading from register)       "12C2":"0x40005800",     struct:USART1 address: 0x80052baL (reading from register)       "SPI1":"0x40013000",     struct:USART1 address: 0x80052baL (reading from register)       "SPI2":"0x40003800",     struct:USART1 address: 0x80052baL (reading from register)       "USBCAN":"0x40006000",     struct:USART1 address: 0x80052baL (reading from register)	"USARI4":"UX40004C00",	struct.USARTI aduress: 0x80052bal (reading from register)				
"I2C2":"0x40005800",struct:USART1 address: 0x80052baL (reading from register)"SPI1":"0x40013000",struct:USART1 address: 0x80052baL (reading from register)"SPI2":"0x40003800",struct:USART1 address: 0x80052baL (reading from register)"USBCAN":"0x40006000",struct:USART1 address: 0x80052baL (reading from register)	"12C1":"0x40005400",	struct:USART1 address: 0x80052bal (reading from register)				
"SPI1":"0x40013000",     Struct:USARI1 aduress: wx000520aL (reading from register)       "SPI2":"0x40003800",     struct:USARI1 address: 0x80052baL (weiding from register)       "USBCAN":"0x40006000",     ctruct:USARI1 address: 0x80052baL (reading from register)	"I2C2":"0x40005800",	struct:USART1 address: 0x80052bal (reading from register)				
"SPI2":"0x40003800",     Struct:USRT1 address: 0x800520al (reading from register)       "USBCAN":"0x40006000",     Cruct:USRT1 address: 0x800520al (reading from register)	"SPI1":"0x40013000",	Struct:USHR11 aduress: BX80052Dal (reading from register) struct:USAR11 aduress: BX80057Dal (writing to register)				
"USBCAN": "0x40006000",	"SPI2":"0x40003800",	struct:USART1 address: 0x80052bal (reading from register)				
Python	"USBCAN": "0x40006000".	struct·USART1_address+ Byg8052bal_(rea	ding from register)		-	
"USBES" • "0x40005C00" }	"USBES" · "0x40005C00" }	Python				
AU: idle Down Disk: 3GB	35515 · 0x10003000 }	AU: idle Down Disk: 3GB				



# 5. LOS TÚNELES — DEBUGGING HRM

- Usualmente el análisis estático de las funciones no es suficiente
  - O es demasiado costoso
- El problema del debugging
  - Múltiples procesadores
  - Conexiones difíciles
  - Condiciones de carrera

- Trucos para debugger firmware en tu PC –
- mmap
- source code copy
- Baremetal emulation





# 5. LOS TÚNELES — DEBUGGING HRM

- Restricciones
  - A priori no es posible hacer entrada / salida
  - Ni interactuar con los periféricos
  - No es posible interactuar con zonas de memoria que puede que no se hayan inicializado

• Mejor para estudiar funciones aisladas







# 5. LOS TÚNELES — DEBUGGING FRM

- Offline debugging mmap
  - 1. Abrimos el fichero
  - 2. Mapeamos con mmap a la función que nos interese
  - 3. Creamos un punter a función a la dirección que queremos probar
  - 4. Llamamos a la función con argumentos similiares a los que vemos en el código

```
Bint main (void) {
12
13
       size t length=65536;
14
       printf("opening file\n");
15
       int fd = open("/root/Desktop/STM32f072.bin",0);
16
17
       void *firmware=mmap(
18
         (void*) 0x08000000, length,
19
         PROT EXEC PROT READ PROT WRITE,
20
         MAP PRIVATE,
                              // flags
21
         fd,
                              // file
22
                              // offset
23
         ):
24
25
       // Definimos un puntero a función
26
        DWORD* (*functionPtr) (_DWORD*,_BYTE*,unsigned int);
27
       functionPtr = 0x08005180; // Apuntamos a nuestra función
28
29
         int* address = (int *) 0x8008a00; // Nota: address debe existir en
30
                                          //la memoria del proceso o SegFault
31
32
       printf("Memory address is: 0x%x\n", address);
33
       printf("Content of that address is: 0x%x\n", *address);
34
35
        BYTE *arg1 = malloc(32 * sizeof( BYTE));
36
       memset(arg1, 'A', 32);
37
       (*functionPtr +1) (( DWORD*) arg1, ( BYTE *) 0x08008a00, 0x18);
39
       for(int i=0;i<32;i++) printf("%02x ", arg1[i]);</pre>
40
       printf("\n");
41
42
       return 0:
43
```



# 5. LOS TÚNELES — DEBUGGING HRM

- Offline debugging source code copy
  - 1. Decompilamos la función que queremos estudiar con Hex Rays
  - 2. Copiamos la función a nuestro archive C
  - 3. Llamamos a la función con los argumentos apropiados



15	DWORD *sub 8005180 ( DWORD *result, BYTE *a2, unsigned int a3)
16	
17	int v3; // r303
18	char v4; // cf@7
19	int result ;
20	<pre>if ( !(((int)result   (int)a2) &lt;&lt; 30) )</pre>
21	
22	while ( a3 >= 4 )
23	白 (
24	v3 = *a2;
25	a2 += 4;
26	a3 -= 4;
27	<pre>*result = v3;</pre>
28	++result;
29	- )
30	- )
31	while(a3>=1)
32	
33	<pre>*result = *a2;</pre>
34	result = (result + 1);
35	++a2;
36	a3;
37	
38	
39	return result;
40	L }
41	
42	Fint main (void) (
43	_BYTE *arg1 = malloc(32 * sizeof(_BYTE));
44	memset(argl, 'A', 32);
45	int returned = sub $8005180$ (arg1, $0x08008a00$ , $0x18$ );
40	<pre>for(int i=0;1&lt;32;1++) printf("%02x ", arg1[i]);</pre>
47	print("\n");
48	return 0;
44	





# 5. LOS TÚNELES — DEBUGGING HRM

- Offline debugging compilar
  - Compilar con:
    - arm-linux-gnueabi-gcc -static sccopy-trick.c -o sccopy-trick -g
  - Ejecutar con:
    - *qemu-arm scscopy-trick*
  - Depurar con:
    - *qemu-arm -singlestep -g 1234 mmap-trick*
    - gdb-multiarch (gdb) target remote localhost:1234







# 5. LOS TÚNELES – DEBUGGING HRM

- Offline debugging baremetal emulation
  - **GNU MCU Eclipse** es un proyecto de código abierto que incluye una familia de plug-ins y herramientas Eclipse para el desarrollo de ARM y RISC-V embebidos multiplataforma, basados en la toolchain GNU. Este proyecto está alojado en GitHub.
    - https://gnu-mcu-eclipse.github.io/
  - GNU MCU Eclipse QEMU plugin
    - Puede ser usado de manera independiente
    - Soporta bastantes dispositivos (incluyendo STM32)
      - ... y placas de desarrollo







# 5. LOS TÚNELES – DEBUGGING HRM

- Offline debugging baremetal emulation
  - Ejecutar qemu
    - ./qemu-system-gnuarmeclipse -mcu STM32F103RB -nographic --image /root/Desktop/STM32F103.bin -verbose -serial pty -serial pty -serial pty -serial pty -S -s

		GNU gdb (Debian 7.12-6+b1) 7.12.0.20161007-git		
		Copyright (C) 2016 Free Software Foundation, Inc.		
•	Ejecutar gdb	License GPLv3+: GNU GPL version 3 or later <http: gnu.org="" gpl.html="" licenses=""></http:>		
		This is free software: you are free to change and redistribute it.		
	• gab-multiarch	There is NO WARRANTY, to the extent permitted by law. Type "show copying"		
		and "show warranty" for details.		
	(gdb) target remote localhost:1234	This GDB was configured as "x86 64-linux-gnu".		
		Type "show configuration" for configuration details.		
		For bug reporting instructions, please see:		
		<http: bugs="" gdb="" software="" www.gnu.org=""></http:> .		
		Find the GDB manual and other documentation resources online at:		
		<http: documentation="" gdb="" software="" www.gnu.org=""></http:> .		
•	Monitorizar puertos serie	For help, type "help".		
	tail f/day/nts/2 lboydymp (	Type "apropos word" to search for commands related to "word"		
	tull -j /uev/pts/ ? Thexuump -C	(gdb) target remote localhost:1234		
		Remote debugging using localhost:1234		
		warning: No executable has been specified and target does not support determining executable automatically. Try using the "file" command.		
		0x0800020c in ?? ()		
		(adb)		



# **b. EL TEMPLO — FUZZ TESTING**

- Hasta ahora tenemos
  - Acceso a SWD / JTAG
  - Conocimiento de nuestro objetivo a través del reversing
    - Estático (IDA Pro)
    - Dinámico offline (debugging)
    - Dinámico (bus eavesdropping)

• ¡Es hora de encontrar bugs! ¡Fuzzing!







# **b. EL TEMPLO — FUZZ TESTING**

- Debemos de ser capaces de, de manera automática:
  - Generar datos de prueba
  - Transmitirlos a nuestro objetivo
  - Monitorizar y registrar el comportamiento



 Depende de la interfaz. En nuestro caso (entre otras) interfaces SAM







### **b. EL TEMPLO — FUZZ TESTING**

• Conectamos a nuestro micro con las interfaces que hemos externalizado usando un programador propio de la marca (recordad que JTAG no es del todo estándar).





#### **b. EL TEMPLO — FUZZ TESTING**

webdev@webdev-virtual-machine ~/Descargas/openocd-0.10.0 \$ sudo op	penocd -c "telnet_port 4444" -f tcl/interface/stlink-v2.cfg -f tcl/target/stm32f1x_stlink.cfg
Open On-Chip Debugger 0.9.0 (2015-09-02-10:42)	
Licensed under GNU GPL v2	
For bug reports, read	
http://openocd.org/doc/doxygen/bugs.html	
WARNING: target/stm32f1x_stlink.cfg is deprecated, please switch t	to target/stm32f1x.cfg
Info : auto-selecting first available session transport "hla_swd".	. To override use 'transport select <transport>'.</transport>
Info : The selected transport took over low-level target control.	The results might differ compared to plain JTAG/SWD
adapter speed: 1000 kHz	
adapter_nsrst_delay: 100	
none separate	
Info : Unable to match requested speed 1000 kHz, using 950 kHz	
Info : Unable to match requested speed 1000 kHz, using 950 kHz	
Info : clock speed 950 kHz	
Info : STLINK v2 JTAG v29 API v2 SWIM v7 VID 0x0483 PID 0x3748	
Info : using stlink api v2	
Info : Target voltage: 2.809987	
Info : stm32f1x.cpu: hardware has 6 breakpoints. 4 watchpoints	
	1653 sudo openoco -c

webdev@webdev-virtual-machine ~/Descargas/openocd-0.10.0 \$ telnet localhost 4444
Trying 127.0.0.1...
Connected to localhost.
Escape character is '^]'.
Open On-Chip Debugger

> halt target state: halted target halted due to debug-request, current mode: Thread xPSR: 0x21000000 pc: 0x08005cfc msp: 0x20004730

• ta	rgets				
	TargetName	Туре	Endian	TapName	State
• •	stm32f1x.cpu	hla_target	little	stm32f1x.cpu	halted

- Conectamos adecuadamente
- Arrancamos OpenOCD
- Ejecutar gdb gdb-multiarch (gdb) target remote localhost:3333
- ¡Lanzamoss fuzz-testing y monitorizamos!





# 7. LA montaña — explotación

- Aplica todo lo que ya conocéis
  - Format string bugs
  - Stack overflow
  - . . .
- No hay protecciones del S.O.
  - No ASLR

• Con una interesante diferencia!





# **7. LA MONTA\widetilde{n}н — Explotación**

- ¿Qué ocurre al leer la dirección 0x0000000?
  - Windows  $\rightarrow$  Crash (Segmentation Fault)
  - Linux  $\rightarrow$  Crash (Segmentation Fault)
  - Baremetal  $\rightarrow$  Depende
    - Usualmente no hay MMU
    - ¡En 0x0000000 hay una copia del firmware!







# **B. LA CUMBRE – MANTENIENDO EL ACCESO**

- Trojanizar un firmware baremetal es relativamente sencillo!
  - Flash:
    - Concatenamos nuestro código al código original
    - Modificamos el código original para que salte al nuestro









# **B. LA CUMBRE — MANTENIENDO EL ACCESO**

- Necesitaremos espacio para nuestras variables
  - SRAM:
    - Pintamos la SRAM con un valor conocido antes de que se ejecute el código
    - Dejamos que el dispositivo arranque e interactuamos con él
    - Volcamos de nuevo la SRAM para encontrar regiones no utilizadas
    - Cuando sepa qué regiones de memoria están disponibles, puede decirle a su compilador que use estas regiones de memoria





# CONCLUSIONES

- Lee las especificaciones!
- Asume que el firmware es público
- Protege los buses!
- Cifra! Siempre!
- ¿Physical access == GRME OVER?








## ¡Gracias por aguantar!

## jtsec: Beyond IT Security

c/ Abeto s/n Edificio CEG Oficina 2B CP 18230 Granada – Atarfe – Spain <u>hola@jtsec.es</u>

@jtsecES www.jtsec.es

